WEKO3
アイテム
{"_buckets": {"deposit": "66c6e26f-b420-4e85-90c6-0df0b9e90eed"}, "_deposit": {"created_by": 3, "id": "1926", "owners": [3], "pid": {"revision_id": 0, "type": "depid", "value": "1926"}, "status": "published"}, "_oai": {"id": "oai:uec.repo.nii.ac.jp:00001926", "sets": ["2"]}, "author_link": ["6387", "6388", "6389", "6390"], "control_number": "1926", "item_10003_biblio_info_30": {"attribute_name": "書誌情報", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "2011-12", "bibliographicIssueDateType": "Issued"}, "bibliographicPageEnd": "104", "bibliographicPageStart": "95", "bibliographic_titles": [{"bibliographic_title": "Second International Conference on Networking and Computing", "bibliographic_titleLang": "en"}]}]}, "item_10003_description_29": {"attribute_name": "内容記述", "attribute_value_mlt": [{"subitem_description": "This paper shows an implementation of handshake join on field-programmable gate array (FPGA). Handshake join is one of stream join algorithms, proposed by Teubner and Mueller. It can support very high degrees of parallelism and attain unprecedented success in throughput speed in order to achieve efficient support for window-based join in streaming databases. In handshake join, it is necessary to take into account the problems with regard to the capacity of the output channel and the limitation of the internal buffer sizes, in order to apply join operation to input tuples efficiently in a correct manner. However, the implementation has not necessarily clarified in detail yet in their paper. In this paper, to solve the issues, we propose the merging network and the admission controller. Then we evaluate the architecture in terms of the hardware resource usage, the maximum clock frequency, and the operation performance.", "subitem_description_type": "Other"}]}, "item_10003_publisher_31": {"attribute_name": "出版者", "attribute_value_mlt": [{"subitem_publisher": "IEEE"}]}, "item_creator": {"attribute_name": "著者", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "Yasin, Oge", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "6387", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Takefumi, Miyoshi", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "6388", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Hideyuki, Kawashima", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "6389", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "Tsutomu, Yoshinaga", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "6390", "nameIdentifierScheme": "WEKO"}]}]}, "item_files": {"attribute_name": "ファイル情報", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2016-09-15"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "9090000046.pdf", "filesize": [{"value": "320.4 kB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_free", "mimetype": "application/pdf", "size": 320400.0, "url": {"label": "9090000046.pdf", "url": "https://uec.repo.nii.ac.jp/record/1926/files/9090000046.pdf"}, "version_id": "40bb9818-bb38-4454-8dfc-7de705e40597"}]}, "item_keyword": {"attribute_name": "キーワード", "attribute_value_mlt": [{"subitem_subject": "window-based stream join", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}, {"subitem_subject": "Handshake join", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}, {"subitem_subject": "FPGA", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}]}, "item_language": {"attribute_name": "言語", "attribute_value_mlt": [{"subitem_language": "eng"}]}, "item_resource_type": {"attribute_name": "資源タイプ", "attribute_value_mlt": [{"resourcetype": "conference paper", "resourceuri": "http://purl.org/coar/resource_type/c_5794"}]}, "item_title": "An Implementation of Handshake Join on FPGA", "item_titles": {"attribute_name": "タイトル", "attribute_value_mlt": [{"subitem_title": "An Implementation of Handshake Join on FPGA", "subitem_title_language": "en"}]}, "item_type_id": "10003", "owner": "3", "path": ["2"], "permalink_uri": "https://uec.repo.nii.ac.jp/records/1926", "pubdate": {"attribute_name": "PubDate", "attribute_value": "2016-09-15"}, "publish_date": "2016-09-15", "publish_status": "0", "recid": "1926", "relation": {}, "relation_version_is_last": true, "title": ["An Implementation of Handshake Join on FPGA"], "weko_shared_id": -1}
An Implementation of Handshake Join on FPGA
https://uec.repo.nii.ac.jp/records/1926
https://uec.repo.nii.ac.jp/records/19269391c7df-3832-426a-9da9-6d5445745e22
名前 / ファイル | ライセンス | アクション |
---|---|---|
![]() |
|
Item type | 会議発表論文 / Conference Paper(1) | |||||
---|---|---|---|---|---|---|
公開日 | 2016-09-15 | |||||
タイトル | ||||||
言語 | en | |||||
タイトル | An Implementation of Handshake Join on FPGA | |||||
言語 | ||||||
言語 | eng | |||||
キーワード | ||||||
言語 | en | |||||
主題Scheme | Other | |||||
主題 | window-based stream join | |||||
キーワード | ||||||
言語 | en | |||||
主題Scheme | Other | |||||
主題 | Handshake join | |||||
キーワード | ||||||
言語 | en | |||||
主題Scheme | Other | |||||
主題 | FPGA | |||||
資源タイプ | ||||||
資源タイプ識別子 | http://purl.org/coar/resource_type/c_5794 | |||||
資源タイプ | conference paper | |||||
著者 |
Yasin, Oge
× Yasin, Oge× Takefumi, Miyoshi× Hideyuki, Kawashima× Tsutomu, Yoshinaga |
|||||
内容記述 | ||||||
内容記述タイプ | Other | |||||
内容記述 | This paper shows an implementation of handshake join on field-programmable gate array (FPGA). Handshake join is one of stream join algorithms, proposed by Teubner and Mueller. It can support very high degrees of parallelism and attain unprecedented success in throughput speed in order to achieve efficient support for window-based join in streaming databases. In handshake join, it is necessary to take into account the problems with regard to the capacity of the output channel and the limitation of the internal buffer sizes, in order to apply join operation to input tuples efficiently in a correct manner. However, the implementation has not necessarily clarified in detail yet in their paper. In this paper, to solve the issues, we propose the merging network and the admission controller. Then we evaluate the architecture in terms of the hardware resource usage, the maximum clock frequency, and the operation performance. | |||||
書誌情報 |
en : Second International Conference on Networking and Computing p. 95-104, 発行日 2011-12 |
|||||
出版者 | ||||||
出版者 | IEEE |