{"created":"2023-05-15T08:38:53.831165+00:00","id":1929,"links":{},"metadata":{"_buckets":{"deposit":"fca3637a-15fd-4994-8915-d6609951ed2a"},"_deposit":{"created_by":3,"id":"1929","owners":[3],"pid":{"revision_id":0,"type":"depid","value":"1929"},"status":"published"},"_oai":{"id":"oai:uec.repo.nii.ac.jp:00001929","sets":["2"]},"author_link":["6403","6404","6405","6406","6407","6408"],"control_number":"1929","item_10003_biblio_info_30":{"attribute_name":"書誌情報","attribute_value_mlt":[{"bibliographicIssueDates":{"bibliographicIssueDate":"2013-12","bibliographicIssueDateType":"Issued"},"bibliographicPageEnd":"121","bibliographicPageStart":"112","bibliographic_titles":[{"bibliographic_title":"First International Symposium on Computing and Networking (CANDAR'13)","bibliographic_titleLang":"en"}]}]},"item_10003_description_29":{"attribute_name":"内容記述","attribute_value_mlt":[{"subitem_description":"This paper presents an efficient and scalable implementation of an FPGA-based accelerator for sliding-window aggregates over disordered data streams. With an increasing number of overlapping sliding-windows, the window aggregates have a serious scalability issue, especially when it comes to implementing them in parallel processing hardware (e.g., FPGAs). To address the issue, we propose a resource-ef?cient, scalable, and order-agnostic hardware design and its implementation by examining and integrating two key concepts, called Window-ID and Pane, which are originally proposed for software implementation, respectively. Evaluation results show that the proposed implementation scales well compared to the previous FPGA implementation in terms of both resource consumption and performance. The proposed design is fully pipelined and our implementation can process out-of-order data items, or tuples, at wire speed up to 200 million tuples per second.","subitem_description_type":"Other"}]},"item_10003_publisher_31":{"attribute_name":"出版者","attribute_value_mlt":[{"subitem_publisher":"IEEE"}]},"item_creator":{"attribute_name":"著者","attribute_type":"creator","attribute_value_mlt":[{"creatorNames":[{"creatorName":"Yasin, Oge","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Masato, Yoshimi","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Takefumi, Miyoshi","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Hideyuki, Kawashima","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Hidetsugu, Irie","creatorNameLang":"en"}],"nameIdentifiers":[{}]},{"creatorNames":[{"creatorName":"Tsutomu, Yoshinaga","creatorNameLang":"en"}],"nameIdentifiers":[{}]}]},"item_files":{"attribute_name":"ファイル情報","attribute_type":"file","attribute_value_mlt":[{"accessrole":"open_date","date":[{"dateType":"Available","dateValue":"2016-09-15"}],"displaytype":"detail","filename":"9090000218.pdf","filesize":[{"value":"971.9 kB"}],"format":"application/pdf","licensetype":"license_note","mimetype":"application/pdf","url":{"label":"9090000218.pdf","url":"https://uec.repo.nii.ac.jp/record/1929/files/9090000218.pdf"},"version_id":"9a83b8aa-e519-4017-b579-fccfc15bf121"}]},"item_keyword":{"attribute_name":"キーワード","attribute_value_mlt":[{"subitem_subject":"data stream processing","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"disordered data","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"sliding window","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"aggregation","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"pane-based query evaluation","subitem_subject_language":"en","subitem_subject_scheme":"Other"},{"subitem_subject":"FPGA","subitem_subject_language":"en","subitem_subject_scheme":"Other"}]},"item_language":{"attribute_name":"言語","attribute_value_mlt":[{"subitem_language":"eng"}]},"item_resource_type":{"attribute_name":"資源タイプ","attribute_value_mlt":[{"resourcetype":"conference paper","resourceuri":"http://purl.org/coar/resource_type/c_5794"}]},"item_title":"An Efficient and Scalable Implementation of Sliding-Window Aggregate Operator on FPGA","item_titles":{"attribute_name":"タイトル","attribute_value_mlt":[{"subitem_title":"An Efficient and Scalable Implementation of Sliding-Window Aggregate Operator on FPGA","subitem_title_language":"en"}]},"item_type_id":"10003","owner":"3","path":["2"],"pubdate":{"attribute_name":"PubDate","attribute_value":"2016-09-15"},"publish_date":"2016-09-15","publish_status":"0","recid":"1929","relation_version_is_last":true,"title":["An Efficient and Scalable Implementation of Sliding-Window Aggregate Operator on FPGA"],"weko_creator_id":"3","weko_shared_id":-1},"updated":"2023-08-04T08:01:58.033168+00:00"}