WEKO3
アイテム
{"_buckets": {"deposit": "5cf7d199-df95-48b9-a9bc-23f112b710a7"}, "_deposit": {"created_by": 13, "id": "9712", "owners": [13], "pid": {"revision_id": 0, "type": "depid", "value": "9712"}, "status": "published"}, "_oai": {"id": "oai:uec.repo.nii.ac.jp:00009712", "sets": ["6"]}, "author_link": ["26187", "26188", "26186"], "item_10001_biblio_info_7": {"attribute_name": "書誌情報", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "2020-10-01", "bibliographicIssueDateType": "Issued"}, "bibliographicIssueNumber": "10", "bibliographicPageEnd": "549", "bibliographicPageStart": "547", "bibliographicVolumeNumber": "E103.C", "bibliographic_titles": [{}, {"bibliographic_title": "IEICE Transactions on Electronics", "bibliographic_titleLang": "en"}]}]}, "item_10001_description_5": {"attribute_name": "抄録", "attribute_value_mlt": [{"subitem_description": "Recently, we demonstrated a rapid-single-flux-quantum NOT gate comprising a toggle storage loop. In this paper, we present our design and operation of a NOR gate that is a straightforward extension of the NOT gate by attaching a confluence buffer. Parameter margins wider than ±28% were confirmed in simulation. Functional tests using Nb integrated circuits demonstrated correct NOR operation with a bias margin of ±21%.", "subitem_description_type": "Abstract"}]}, "item_10001_publisher_8": {"attribute_name": "出版者", "attribute_value_mlt": [{"subitem_publisher": "The Institute of Electronics, Information and Communication Engineers"}]}, "item_10001_relation_14": {"attribute_name": "DOI", "attribute_value_mlt": [{"subitem_relation_type": "isIdenticalTo", "subitem_relation_type_id": {"subitem_relation_type_id_text": "10.1587/transele.2020ECS6005", "subitem_relation_type_select": "DOI"}}]}, "item_10001_relation_17": {"attribute_name": "関連サイト", "attribute_value_mlt": [{"subitem_relation_type_id": {"subitem_relation_type_id_text": "https://search.ieice.org/index.html", "subitem_relation_type_select": "URI"}}]}, "item_10001_rights_15": {"attribute_name": "権利", "attribute_value_mlt": [{"subitem_rights": "Copyright (c) 2020 IEICE"}]}, "item_10001_source_id_9": {"attribute_name": "ISSN", "attribute_value_mlt": [{"subitem_source_identifier": "09168524", "subitem_source_identifier_type": "ISSN"}]}, "item_10001_version_type_20": {"attribute_name": "著者版フラグ", "attribute_value_mlt": [{"subitem_version_resource": "http://purl.org/coar/version/c_970fb48d4fbd8a85", "subitem_version_type": "VoR"}]}, "item_creator": {"attribute_name": "著者", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "MIZUGAKI, Yoshinao", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "26186", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "YAMAZAKI, Koki", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "26187", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "SHIMADA, Hiroshi", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "26188", "nameIdentifierScheme": "WEKO"}]}]}, "item_files": {"attribute_name": "ファイル情報", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2020-11-25"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "e103-c_10_547.pdf", "filesize": [{"value": "441.6 kB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_free", "mimetype": "application/pdf", "size": 441600.0, "url": {"label": "e103-c_10_547", "url": "https://uec.repo.nii.ac.jp/record/9712/files/e103-c_10_547.pdf"}, "version_id": "368af25d-8ecd-482c-9a1a-73ea79900de2"}]}, "item_keyword": {"attribute_name": "キーワード", "attribute_value_mlt": [{"subitem_subject": "Superconducting digital gates", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}, {"subitem_subject": "Nb IC", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}, {"subitem_subject": "single-flux-quantum circuits", "subitem_subject_language": "en", "subitem_subject_scheme": "Other"}]}, "item_language": {"attribute_name": "言語", "attribute_value_mlt": [{"subitem_language": "eng"}]}, "item_resource_type": {"attribute_name": "資源タイプ", "attribute_value_mlt": [{"resourcetype": "journal article", "resourceuri": "http://purl.org/coar/resource_type/c_6501"}]}, "item_title": "Rapid Single-Flux-Quantum NOR Logic Gate Realized through the Use of Toggle Storage Loop", "item_titles": {"attribute_name": "タイトル", "attribute_value_mlt": [{"subitem_title": "Rapid Single-Flux-Quantum NOR Logic Gate Realized through the Use of Toggle Storage Loop", "subitem_title_language": "en"}]}, "item_type_id": "10001", "owner": "13", "path": ["6"], "permalink_uri": "https://uec.repo.nii.ac.jp/records/9712", "pubdate": {"attribute_name": "公開日", "attribute_value": "2020-11-25"}, "publish_date": "2020-11-25", "publish_status": "0", "recid": "9712", "relation": {}, "relation_version_is_last": true, "title": ["Rapid Single-Flux-Quantum NOR Logic Gate Realized through the Use of Toggle Storage Loop"], "weko_shared_id": -1}
Rapid Single-Flux-Quantum NOR Logic Gate Realized through the Use of Toggle Storage Loop
https://uec.repo.nii.ac.jp/records/9712
https://uec.repo.nii.ac.jp/records/971237efade1-e5c2-4f5e-ad3e-92067fa2c7d3
名前 / ファイル | ライセンス | アクション |
---|---|---|
e103-c_10_547 (441.6 kB)
|
|
Item type | 学術雑誌論文 / Journal Article(1) | |||||
---|---|---|---|---|---|---|
公開日 | 2020-11-25 | |||||
タイトル | ||||||
言語 | en | |||||
タイトル | Rapid Single-Flux-Quantum NOR Logic Gate Realized through the Use of Toggle Storage Loop | |||||
言語 | ||||||
言語 | eng | |||||
キーワード | ||||||
言語 | en | |||||
主題 | Superconducting digital gates | |||||
キーワード | ||||||
言語 | en | |||||
主題 | Nb IC | |||||
キーワード | ||||||
言語 | en | |||||
主題 | single-flux-quantum circuits | |||||
資源タイプ | ||||||
資源タイプ識別子 | http://purl.org/coar/resource_type/c_6501 | |||||
資源タイプ | journal article | |||||
著者 |
MIZUGAKI, Yoshinao
× MIZUGAKI, Yoshinao× YAMAZAKI, Koki× SHIMADA, Hiroshi |
|||||
抄録 | ||||||
内容記述タイプ | Abstract | |||||
内容記述 | Recently, we demonstrated a rapid-single-flux-quantum NOT gate comprising a toggle storage loop. In this paper, we present our design and operation of a NOR gate that is a straightforward extension of the NOT gate by attaching a confluence buffer. Parameter margins wider than ±28% were confirmed in simulation. Functional tests using Nb integrated circuits demonstrated correct NOR operation with a bias margin of ±21%. | |||||
書誌情報 |
en : IEICE Transactions on Electronics 巻 E103.C, 号 10, p. 547-549, 発行日 2020-10-01 |
|||||
出版者 | ||||||
出版者 | The Institute of Electronics, Information and Communication Engineers | |||||
ISSN | ||||||
収録物識別子タイプ | ISSN | |||||
収録物識別子 | 09168524 | |||||
DOI | ||||||
関連タイプ | isIdenticalTo | |||||
識別子タイプ | DOI | |||||
関連識別子 | 10.1587/transele.2020ECS6005 | |||||
権利 | ||||||
権利情報 | Copyright (c) 2020 IEICE | |||||
関連サイト | ||||||
識別子タイプ | URI | |||||
関連識別子 | https://search.ieice.org/index.html | |||||
著者版フラグ | ||||||
出版タイプ | VoR | |||||
出版タイプResource | http://purl.org/coar/version/c_970fb48d4fbd8a85 |